Two-Phase Non-Overlapping Clocks for Switch Capacitor Integrator and Dynamic Bias Comparator

The timing circuit generates two non-overlapping clock signals to control the timing of the switch capacitor integrator and dynamic bias comparator, avoiding errors introduced by charge injection effects when the input signal of the integrator switches.