Undersampling increases the requirement for the clock source, and the sensitivity to clock jitter or phase noise becomes more significant as the input frequency increases. For instance, if a clock source reduces the signal-to-noise ratio (SNR) of a full-scale signal by 1dB at 70MHz, it will reduce SNR by 3dB at 140MHz and 4.5dB at 190MHz.

Undersampling and Clock Source Sensitivity: How Input Frequency Affects SNR Degradation

原文地址: https://www.cveoy.top/t/topic/p6P1 著作权归作者所有。请勿转载和采集!

免费AI点我,无需注册和登录