Two-Phase Non-Overlapping Clocks for Switch Capacitor Integrator and Dynamic Bias Comparator

Time sequence generation circuit controls the timing of two non-overlapping clock pairs for switch capacitor integrator and dynamic bias comparator, avoiding the error introduced by charge injection effect when the input signal of the integrator switches.