assign sel_out = 16sel1 & in1 16sel2 & in2 16sel3 & in3;always posedge clk or negedge rstif!rst sel_reg_out = h0;else sel_reg_out = sel_out;sel_reg_out为16bit针对该逻辑写一个SV断言
assert property (posedge clk) disable iff (!rst) (rst |=> (sel_reg_out == 'h0)) && ((!rst && sel_out != 'h0) |=> sel_reg_out == sel_out);
原文地址: https://www.cveoy.top/t/topic/igHS 著作权归作者所有。请勿转载和采集!