Verilog 中wire 30 mem_write_enable; rd_en = ~&~mem_write_enable化简后是什么
rd_en = ~(&(~mem_write_enable))的化简结果是 rd_en = mem_write_enable[0] & mem_write_enable[1] & mem_write_enable[2] & mem_write_enable[3]。
原文地址: https://www.cveoy.top/t/topic/hOup 著作权归作者所有。请勿转载和采集!