高速timeinterlwaved sar ADC的论文推荐
以下是几篇高速time-interleaved SAR ADC的论文推荐：
-
"A 12-bit 1.5 GS/s Time-Interleaved SAR ADC with Background Calibration" by Seung-Tak Ryu et al. (IEEE Journal of Solid-State Circuits, Vol. 50, No. 3, March 2015)
-
"A 14-bit 2.6GS/s Time-Interleaved SAR ADC with Dynamic Comparator Offset Calibration" by J. Jin et al. (IEEE Custom Integrated Circuits Conference, Sept. 2017)
-
"A 10-bit 3.3GS/s Time-Interleaved SAR ADC with Digital Background Calibration" by Y. Xu et al. (IEEE International Solid-State Circuits Conference, Feb. 2016)
-
"An 8-bit 4GS/s Time-Interleaved SAR ADC with Background Calibration and Digital Error Correction" by J. Zhou et al. (IEEE Journal of Solid-State Circuits, Vol. 52, No. 6, June 2017)
这些论文提出了各种高速time-interleaved SAR ADC的设计和校准技术，包括背景校准、动态比较器偏移校准和数字误差校正等。这些技术的应用使得ADC的性能得到了大幅度提升，可以满足高速、高精度的数据采集需求
原文地址: https://www.cveoy.top/t/topic/ccVw 著作权归作者所有。请勿转载和采集!