Please paraphrase the paragraph below The clock signals to the FPGA should have series termination at the driver to prevent high frequency noise from the FPGA disturbing the substrate of the clock fan

To avoid any disruption caused by high frequency noise from the FPGA on the clock fan-out device's substrate, it is important to implement series termination at the driver for the clock signals going to the FPGA.