用verilog写一段代码

module and_gate(input a, input b, output c); assign c = a & b; endmodule

// This is a simple module for an AND gate in Verilog. // It takes two inputs (a and b) and outputs their logical AND (c). // The assign statement sets the value of c to the result of a & b.